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Summary 
Among several nonideal effects which affect the performance of switched-capacitor (sq 
filters. amplifier imperfections play an important role. With the tendency towards the use of SC 
techniques in video applications. these effects become increasingly serious, since the required fast 
amplifier circuits often have a low gain and a large systematic offset. This is the case, e.g., when a 
single inverter stage is used. instead of a multi-stage operational amplifier, in the SC integrators. 
The purpose of this paper is to overview some recently developed methods for eliminating (or at 
least drastically reducing) offset and finite-gain effects in SC circuits. 
The input-referred dc offset voltage v"s of an amplifier is defined as the 
input voltage required to set the output voltage to zero. The offset condition 
v"s =I 0 may be caused by systematic causes, such as improper biasing 
conditions or the deliberate use in high-frequency applications of inherently 
level-shifting amplifier circuits, such as inverters. Nonzero offset is also caused 
by random effects, such as matching errors, threshold voltage variations, etc. 
Systematic offset errors can have any magnitude, up to several volts large; 
random errors typically cause Vos = 5 '" 20 m V input referred offset. 
The presence of dc offset is especially detrimental to the operation of 
voltage comparators. These are basically high-gain amplifiers operated in an 
open-loop configuration, and used to compare two input voltages (one of 
which is often zero). These circuits are important components ofthe commonly 
used digital-to-analog (D/A) and analog-to-digital (A/D) converters. In such 
applications, the comparison accuracy required is typically of the order of 
1 m V, and hence the effective value of Vos must be reduced to achieve adequate 
accuracy. An effective and commonly used method for this is autozeroing (Fig. 
1). In this arrangement [1J, during the time interval illustrated, the output 
voltage is Vout = v"s(1 + 1/ A) ~ v"s , and hence C is also charged to Vc = v"s . In the 
next time interval, SI connects Vc in series with Vin , and S 2 opens. Then, the 
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comparator 
A 
Fig. 1. An autozeroed se comparator 
comparator output will be Vout=A(Vos-Vin vd= -Avin . Thus, v.,s is 
cancelled by this arrangement, and VoU! will depend only on Vin , as required. 
In a multistage comparator, the feedback represented by S2 may lead to 
instability. To avoid this, each stage may be autozeroed separately (Fig. 2). In 
this circuit, all stages are first autozeroed simultaneously, with the input 
capacitance Cl grounded. Then S 1 opens, causing some clock feedthrough 
charges to enter Cl and hence changing Vl somewhat. This shift in Vl causes C 2 
to recharge and hence to absorb this change. Next, S2 opens, and its clock 
feedthrough effect is absorbed by C 3' etc. Finally, So changes position and the 
comparator evaluates the polarity of Vin with the offset and clock feedthrough 
effects largely cancelled by the described autozeroing process. If, as is usual, the 
stages shown in Fig. 2 are simple inverters, then the switches S 1 , S2' ... can 
Fig. 2. A multistage se comparator 
also be used to provide nearly optimal biasing conditions for each stage [1]. 
The described arrangement can also be implemented using differential circuits, 
in which case power supply noise, clock feedthrough effects, etc. will also be 
approximately cancelled. This autozeroing technique can also be extended to 
continuous-time signal processing, by using two identical SC circuits which 
take turns in performing the autozeroing and signal processing tasks. 
The autozeroing principles described can also be extended to SC 
amplifiers and filter stages. As an illustration, Fig. 3a shows an offset-
compensated SC amplifier [2]. During the interval when cI>1 = 1, the capac-
itor Cl is charged to v.,s - Vin , while C2 to v.,s' During the cI>2 = 1 interval, 
Cl charges to v.,s and C 2 to v.,s - VOU!' Charge conservation then results in 
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Vout = (C de 2) Vin , independently of v;,s . During ifJ 1 = 1, however, Vout = v;,s , and 
hence the output has the waveform shown in Fig. 3b. The same principle holds 
for inverting amplifiers (Fig. 4) and for delay circuits (Fig. 5). The dc offset 
compensation also reduces the noise near dc and all even harmonic ofthe clock 
frequency !c. The scheme is also applicable to Dj A stages based on the circuits 
of Fig. 3& 4, and to se integrators [2]. In the latter case, C 2 is open-circuited 
during the ifJ t = 1 interval. 
A major disadvantage of the offset compensation method illustrated in 
Fig. 3-5 is that the output voltage Vout is forced to slew back and forth between 
~1 
c) 
Vas -- ==---===-______________ + 
b) 
Fig. 3. Offset-compensated noninverting se amplifier 
Fig. 4. Offset-compensated inverting 'se amplifier 
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Fig. 5. Offset-compensated se delay stage 
the value of .the signal and v.,s (Fig. 3b). This is due to the feedback switch 
connected between the output and inverting input terminals. The switch 
performs two functions: it keeps the amplifier stable during the reset period, 
and it also allows Cl to recharge without changing the charge in the integrating 
capacitor C 2 • Thus, it makes possible the charging and discharging of Cl 
without disconnecting it (or C2 ) from the inverting input terminal. Thus, the 
source v.,s is only capacitively connected to the rest of the circuit, and hence it 
has no effect on VOU!. Fortunately, the above advantages can be retained, and 
also the slewing problem eliminated, if the feedback switch is replaced by a 
switched capacitor C 3 (Fig. 6). In this circuit [3J, illustrated for an inverting 
integrator in Fig. 6, C 3 is charged to VOU! during the integration phase when 
C2 ~ 
c, 
I-- 2 
~2 V 
,n 0--
1 
I 
Vc 
~'l "H ~1 C3 
Fig. 6. Offset-compensated low-slew se integrator 
<P2 = 1, and then recharged to VOU! +(CdC3)Vin during the reset phase. Thus, the 
output voltage changes only by v.,s + (C 1/C3)Vin between the two intervals. This 
change is typically less than 100 mY, and hence is much smaller than the 
maximum value of the change VOU! - v;,s occurring when only a switch was used 
as the feedback branch. The offset compensation process functions otherwise 
exactly as before. By interchanging the phasing of the two input switches, the 
circuit can also be used as a non inverting integrator. The scheme can also be 
used in se amplifiers (Fig. 7). Here, the output voltage changes by v.,s for an 
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Fig. 7: Offset-compensated low-slew se amplifier 
inverting circuit, and by ~s - (C dC2)L1vin for a noninverting one, where L1vin is 
the change in Vin during the clock period. The method (as before) is directly 
applicable to D/A converters. 
The change in Vout between the signal processing and resetting phases can 
be further reduced by a simple modification of the circuit of Fig. 6, as shown in 
Fig. 8. In this circuit [4J, C 3 is precharged to Vout - Vin during the cfJ 1 = 1 interval; 
hence, for C 3 = Cl' the output voltage changes only by Vos between integration 
and reset periods. For non inverting integration, two extra capacitors are needed 
for the precharging (Fig. 9). For Cl = Cl' the change in Vout is now (1 + 
+ C1/C3) ~s· 
c3 =c, 
Fig. 8. Offset-compensated low-slew inverting se integrator 
Fig. 9. Offset-compensated low-slew noninverting se integrator 
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In an se circuit containing n amplifiers, it may not be necessary to 
compensate all stages to obtain an offset-compensated output voltage for the 
overall circuit. If the network has (or can be transformed into) the structure 
shown in Fig. 10, then a single offset-free integrator OFI is sufficient to achieve 
Fig. 10. Offset-compensation using a single offset-compensated se integrator 
an offset-compensated output voltage VoU! for the complete network [4]. This 
can be seen by realizing that, for a stable circuit, in steady state the OFI output 
voltage VOU! cannot change. This is only possible if vOU! = 0 (for a band pass or 
highpass circuit) or, for a lowpass circuit, if VouJVin has the ideal (nominal) value. 
Any clock feedthrough charge qcf entering the feedback capacitor of the OFI 
will however change the value of VoU! by an offset - qcr/C 1 . Hence, the OFI also 
may need some compensation for clock-feedthrough effects. 
Fig. 11 shows how the principle of Fig. 10 can be applied to a bandpass 
biquad stage; Fig. 12 illustrates how a bandpass ladder filter can be transformed 
to the configuration of Fig. 10 [5]. In both of these circuits, only the single 
integrator OFI needs to have offset compensation. 
The other imperfection discussed in this work is the finite dc gain of the 
amplifiers. Although unrelated to the offset effect in terms of its origin, its 
Fig. 11. Offset-compensated se biquad 
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Fig. 12. Offset-compensated SC band pass ladder filter 
manifestation is somewhat similar. It gives rise to a spurious voltage !Waut 
(J.l. = 1/ A) between the input terminals of the amplifier, when the latter is 
operated in a negative feedback loop. This spurious voltage is in series with v;,s 
as far as the inverting input terminal is concerned, and if Vaut changes very little 
from one clock interval to the next (i.e., if wT~ 1, where w is the radian 
frequency of the signal, while T= 1/!c is the clock period) it can be regarded as a 
dc voltage. Hence one would expect that its effects will also be reduced by offset 
compensation. It was recently verified [6J that this is indeed the case. Figure 13 
0.5 
-0.5 r--------_ 
-1. 
Fig. 13. Gain responses an SC ladder filter: 
I. Ideal response (A ~ CfJ) 
n. Uncompensated response, A= 100 
Ill. Compensation using the circuits of Figs 6 & 8, A= 100 
IV. As in Ill, with prewarping 
V. Compensation using the circuit of Fig. 15, A= 100 
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shows how the sensitivity of a fifth-order se filter to finite-gain effects is 
reduced by the application of the offset-compensated integrators shown in 
Figs. 6, 8, 9 and 15 (below). To explain this phenomenon [7J, we recall that the 
finite dc amplifier gain in an integrator introduces both an amplitude and a 
phase error. Thus, the ideal integrator transfer function H(w) becomes [8J for 
the finite-gain case 
Ha(w)=H(w) [1 + m(w)]ei8 (w) (1) 
where the real functions m(w) & 8(w) are the gain and phase errors, 
respectively. Writing the difference equation representing the charge con-
servation law at the inverting amplifier input node for both the integrating and 
reset periods, these error functions can be found. The results are given by the 
expressions [7J shown in Table 1. They were derived using the assumptions 
Table 1 
Error formulas for se integrators with finite op-amp gain A = 1/11 
Integrator Gain error m(w) 
Uncompensated [
Cl Il(C'/C2)2] 
--J1. 1+ +---
2C2 2 wT 
Fig. 6 
Fig. g 
Fig. 15 
(for C3 =CJ 
Phase error 8(w) 
C,/C2 J1.--
wT 
C, (Co J1. ) J1.- -='wT+-
C2 C3 wT 
o C,/Cl 
w--
wT 
(' C';Co) -J1. wT-J1.---wT 
Unity-gain phase 
error 8(wo) 
I1 
p = I; A <{ 1 and wT<{ 1. The values ofm(w) and 8(w) at Wo = 2ie sin -1 (C d2C 2) 
are also given in the Table. Here, Wo is the unit-gain frequency of the integrator; 
this is usually in the same range where the critical frequencies (cutoff, gain peak) 
of the overall circuit lie. Figure 14 [7J shows the frequency responses for the 
error functions in the case where A=l/Jl=l00, CdC2 =0.2 and!c=I/T= 
= 100 kHz. The integrators analyzed include the uncompensated circuit, the 
circuits of Figs 6 & 8 and a somewhat more involved offset-compensated 
integrator (Fig. 15) recommended by Nagaraj et al. [6J recently. All these 
compensated integrators have the important property, as explained above, that 
their output voltages VOU! change only by a small amount during the transition 
between the reset and integration phases. By contrast, the output voltages of 
o 
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Fig. 14. Gain and phase error responses of se integrators for C1/C2 =0.2 and!c= 100 kHz: 
1. The circuit of Fig. 15 (C3 =C4) 
H. The circuit of Fig. 6 (C3 = C2) 
Ill. The circuit of Fig. 8 (C 3 = Cd 
IV. The uncompensated integrator 
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Fig. 15. Offset-compensated low-slew se integrator 
the compensated integrators based on the schemes of Figs 3-5 change back and 
forth between the signal value and v.,s' As a result, there is no coherence 
between the values of Vout during the reset and integration periods, and hence 
the error functions are simply those of the uncompensated integrator. 
A comparison of the error functions of Table I and Fig. 14 reveals that the 
gain error m(w) is the smallest (m~ - flC dC2) for the integrator of Fig. 15 [6]. 
On the other hand, the phase error is the least (e~fl2cl/(C2WT» for the 
inverting integrator of Fig. 8. (Note that the noninverting integrator of Fig. 9 
has the same gain error, but twice the phase error, as the circuit of Fig. 8). It is 
interesting to note that e(wo), which equals fl= 1/A for uncompensated 
integrator, becomes fl2 for the compensated circuit of Fig. 8. Thus, the 
compensated integrator using an amplifier with a de gain of 40 dB gives a phase 
response performance comparable to that of an uncompensated integrator 
with an 80 dB amplifier. The performance of the circuit of Fig. 6 is slightly 
inferior to that of Fig. 8; however, used as a noninverting integrator, this circuit 
has ·an advantage in terms of simplicity over the integrator of Fig. 9. 
It is well known [8J that the gain error of an integrator is equivalent to an 
element-value change, while a phase error results in a finite-Q effect. Hence, 
using the integrators of Figs 8 & 9 (or Figs 8 & 6), the finite amplifier gain results 
essentially in a small frequency shift of the overall response, while using the 
integrator of Fig. 15 (which has a negative phase error e", - WflT) the finite-
gain effect gives a somewhat peaked pass band behavior. These conclusions are 
confirmed by the curves of Fig. 13. If the value of fl is fairly well controlled, then 
for the circuit using the integrators of Fig. 6, 8 & 9 it is also possible to 
"prewarp" the element values, i.e., to replace C2 by C2(1- m) in each integrator. 
This reduces the gain error to a negligible value, and hence eliminates the 
frequency shift of the overall response. 
It is important to note that the sensitivity of the response of se filters to 
finite-gain effect is also influenced by its scaling. Both theory [9J and experience 
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suggest that nearly minimum sensitivity is obtained for that scaling which also 
optimizes the dynamic range of the filter. The improvement between scaled and 
un scaled responses is especially large for narrowband filters. 
It is hoped that using the circuits and observations contained in this 
paper selective SC circuits can be designed using only simple and hence fast 
amplifiers. This may allow an extension of the present frequency range of these 
devices. 
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